

ି : ଞ୍ଚି Please type a plus sign (+) inside this box [+]

PTO/SB/05 (12/97)

Approved for use through 09/30/00. OMB 0651-0032

Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number

UTILITY PATENT APPLICATION TRANSMITTAL (Only for new nonprovisional applications under 37 CFR 1.53(b) Attorney Docket No. 42390.P4918 Total Pages __5__ First Named Inventor or Application Identifier Mohammad Abdallah Express Mail Label No. __EM501831839US

ADDRESS TO: **Assistant Commissioner for Patents Box Patent Application** Washington, D. C. 20231

APP See	MPEP c	DN ELEMENTS hapter 600 concerning utility patent application contents.		
1.	<u>X</u>	Fee Transmittal Form (Submit an original, and a duplicate for fee processing)		
2.	<u>X</u>	Specification (Total Pages) (preferred arrangement set forth below) - Descriptive Title of the Invention - Cross References to Related Applications - Statement Regarding Fed sponsored R & D - Reference to Microtiche Appendix - Background of the Invention - Brief Summary of the Invention - Brief Description of the Drawings (if filed) - Detailed Description - Claims - Abstract of the Disclosure		
3.	_X_	Drawings(s) (35 USC 113) (Total Sheets7)		
4.	<u>X</u>	Oath or Declaration (Total Pages <u>6</u>)		
		a Newly Executed (Original or Copy)		
<u> </u>		 b Copy from a Prior Application (37 CFR 1.63(d)) (for Continuation/Divisional with Box 17 completed) (Note Box 5 below) 		
		 i. <u>DELETIONS OF INVENTOR(S)</u> Signed statement attached deleting inventor(s) named in the prior application, see 37 CFR 1.63(d)(2) and 1.33(b). 		
5.	_ Ir	Incorporation By Reference (useable if Box 4b is checked) The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied under Box 4b, is considered as being part of the disclosure of the accompanying application and is hereby incorporated by reference therein.		
6.	N	licrofiche Computer Program (Appendix)		
7.		ucleotide and/or Amino Acid Sequence Submission ble, all necessary) Computer Readable Copy Paper Copy (identical to computer copy) Statement verifying identity of above copies		

ŀ	ACCOMPANYING APPLICATION PARTS	
8. 9.	Assignment Papers (cover sheet & documents(s))a. 37 CFR 3.73(b) Statement (where there is an assignee)	
	X b. Power of Attorney	
10.	English Translation Document (if applicable)	
11.	a. Information Disclosure Statement (IDS)/PTO-1449	
	b. Copies of IDS Citations	
12.	Preliminary Amendment	
13.	X Return Receipt Postcard (MPEP 503) (Should be specifically itemized)	
14.	a. Small Entity Statement(s)	
	b. Statement filed in prior application, Status still proper and desired	
15.	Certified Copy of Priority Document(s) (if foreign priority is claimed)	
16	X Other: Declaration: Unsigned	
16.	X Other: <u>Declaration: Unsigned</u> Separate Sheet: Attorney Signature, Express Mail Certificate, and	_
		_
	Copy of Postcard	_
ļ		
17.	If a CONTINUING APPLICATION, check appropriate box and supply the requisite informat	ion:
ł		
ı	Continuation Divisional Continuation-in-part (CIP)	
Į	Continuation Divisional Continuation-in-part (CIP) of prior application No:	
		
18.		
18.	of prior application No: Correspondence Address Customer Number or Bar Code Label	
18.	of prior application No: Correspondence Address	
	of prior application No: Correspondence Address Customer Number or Bar Code Label (Insert Customer No. or Attach Bar Code Label here)	
	Correspondence Address Customer Number or Bar Code Label (Insert Customer No. or Attach Bar Code Label here)	
x	Correspondence Address Customer Number or Bar Code Label (Insert Customer No. or Attach Bar Code Label here)	
x	Correspondence Address Customer Number or Bar Code Label or Correspondence Address (Insert Customer No. or Attach Bar Code Label here) Or Correspondence Address Below	
X	Correspondence Address Customer Number or Bar Code Label or Correspondence Address (Insert Customer No. or Attach Bar Code Label here) Thomas A. Hassing	
X	Correspondence Address Customer Number or Bar Code Label Or Correspondence Address (Insert Customer No. or Attach Bar Code Label here) Or Correspondence Address Below Thomas A. Hassing BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP	
X NAM ADD	Correspondence Address Customer Number or Bar Code Label or Correspondence Address Below Thomas A. Hassing BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP ORESS 12400 Wilshire Boulevard	

BLAKELY SOKOLOFF TAYLOR & ZAFMAN LLP

Date: _March 31, 1998	By nomae a. Housing
	Thomas A. Hassing
12400 Wilshire Boulevard	Reg. No.:36,159
Seventh Floor	110g. 110
Los Angeles, California 90025	
(408) 720-8598	
	•
"Express Mail" mailing label number:EM5018	831839US
Date of Deposit: March 31, 1998	
I hereby certify that I am causing this paper or fee	to be deposited with the United States Postal
Service "Express Mail Post Office to Addressee"	convice on the data indicated above and that this
poper or foo has been addressed to the Assistant	Service on the date indicated above and that this
paper or fee has been addressed to the Assistant	t Commissioner for Patents, Washington, D. C.
20231	
LISA FLUHR	
(Typed or printed name of person mailing paper of	or fee)
Jon Jun	
(Signature of person mailing paper of fee)	
3-31-98	
(Date signed)	
(Date signed)	
Serial/Patent No.:	Filing/Issue Date: ***
Client: Intel Corporation	
Title: SYSTEM AND METHOD FOR PER	RFORMING AN INSERT-EXTRACT INSTRUCTION
BSTZ File No. 42390.P4918	0.611/1.12
2/21/00	Atty/Secty Initials:TAH/1df
	Docket Due Date:
Amendment/Response (pgs.)	t & Trademark Office on the date stamped hereon: Express Mail NoEM501831839US
Appeal Brief (pgs.) (in triplicate)	
Application - Utility (22 pgs., with cover and abstract)	☐ Information Disclosure Statement & PTIO (449 (pgs)
Application - Rule 1 60 Continuation (pgs.)	Issue Fee Transmittal pgs Check No. 21492
Application - Rule 1.60 Division (pgs)	Notice of Appeal
Application - Rule 1 60 CIP (pgs.)	Petition for Extension of Time
Application - Rule 1 62 Transmittal (pgs)	Petition for
Application - Design (pgs)	Postcard
☐ Application - Design (pgs) ☐ Application - PCT (pgs)	Postcard Power of Attorney (pgs)
☐ Application - Design (pgs) ☐ Application - PCT (pgs) ☐ Application - Provisional (pgs.)	Postcard Power of Attorney (pgs) Preliminary Amendment (pgs.)
☐ Application - Design (pgs) ☐ Application - PCT (pgs) ☐ Application - Provisional (pgs.) ☐ Assignment and Cover Sheet	Postcard Power of Attorney (pgs) Preliminary Amendment (pgs.) Reply Brief (pgs.)
☐ Application - Design (pgs) ☐ Application - PCT (pgs) ☐ Application - Provisional (pgs.) ☐ Assignment and Cover Sheet ☐ Certificate of Mailing	Postcard Power of Attorney (pgs) Preliminary Amendment (pgs.) Reply Brief (pgs.) Response to Notice of Missing Parts
Application - Design (pgs) Application - PCT (pgs) Application - Provisional (pgs.) Assignment and Cover Sheet Certificate of Mailing Declaration & POA (_6 pgs)	Postcard Power of Attorney (pgs) Preliminary Amendment (pgs.) Reply Brief (pgs.) Response to Notice of Missing Parts Request to Incorporate Disclosure Document (pgs.)
Application - Design (pgs) Application - PCT (pgs) Application - Provisional (pgs.) Assignment and Cover Sheet Certificate of Mailing Declaration & POA (_6 pgs) DisclosureDoo & Ong & Copy of Inventor's Signed Latter (pgs.)	Postcard Power of Attorney (pgs) Preliminary Amendment (pgs.) Reply Brief (pgs.) Response to Notice of Missing Parts Request to Incorporate Disclosure Document (pgs.) Small Entity Declaration for Indep Inventor/Small Business
Application - Design (pgs) Application - PCT (pgs) Application - Provisional (pgs.) Assignment and Cover Sheet Certificate of Mailing Declaration & POA (_6 pgs) DisclosureDos & Ong & Copy of Inventor's Signed Greer (pgs.) Drawings: # of sheets includes figures	Postcard Power of Attorney (pgs) Preliminary Amendment (pgs.) Reply Brief (pgs.) Response to Notice of Missing Parts Request to Incorporate Disclosure Document (pgs.)
Application - Design (pgs) Application - PCT (pgs) Application - Provisional (pgs.) Assignment and Cover Sheet Certificate of Mailing Declaration & POA (_6 pgs) DisclosureDos & Ong & Copy of Inventor's Signed Greer (pgs.) Drawings: # of sheets includes figures	Postcard Power of Attorney (pgs) Preliminary Amendment (pgs.) Reply Brief (pgs.) Response to Notice of Missing Parts Request to Incorporate Disclosure Document (pgs.) Small Entity Declaration for Indep Inventor/Small Business Transmittal Letter (original & copy)
Application - Design (pgs) Application - PCT (pgs) Application - Provisional (pgs.) Assignment and Cover Sheet Certificate of Mailing Declaration & POA (pgs) DisclosureDoo & Ong & Copy of Inventor's SignedLatter(pgs.) Drawings:	Postcard Power of Attorney (pgs) Preliminary Amendment (pgs.) Reply Brief (pgs.) Response to Notice of Missing Parts Request to Incorporate Disclosure Document (pgs.) Small Entity Declaration for Indep Inventor/Small Business Transmittal Letter (original & copy)

FEE TRANSMITTAL				
TOTAL AMOUNT OF PAYMENT (\$)1102.00				
Complete if Known: Application No.				
Filing Date March 31, 1998				
First Named Inventor Mohammad Abdallah				
Group Art Unit Examiner Name				
Attorney Docket No. 42390.P4918				
METHOD OF PAYMENT (check one)				
The Commissioner is hereby authorized to charge indicated fees and any over payments to:	l credit			
Deposit Account Number <u>02-2666</u> Deposit Account Name				
[X] Charge Any Additional Fee Required Under 37 CFR 1.16 and 1.17				
[] Charge the Issue Fee Set in 37 CFR 1.18 at the Mailing of the Notice of Allowance, 37 CFR 1.131(b)				
2. X Payment Enclosed X Check Money Order Other				
FEE CALCULATION (fees effective 10/01/97)				
1. FILING FEE				
Large Entity Small Entity Fee Fee Fee Fee Fee				
Code (\$) Code (\$) Fee Description Fee Paid				
101 790 201 395 Utility application filing fee <u>790.00</u>				
106 330 206 165 Design application filing fee				
107 540 207 270 Plant filing fee				
114 150 214 75 Provisional application filing fee				
SUBTOTAL (1) \$ 790.00				
30BTOTAL (1) 3 <u>790.00</u>				
2. CLAIMS Fee from <u>Extra</u> <u>below</u> <u>Fee Paid</u>				
Total Claims 23 - 20 = 3 X 22.00 = 66.00				
Independent Claims $\frac{6}{100} - 3 = \frac{3}{100} \times \frac{82.00}{100} = \frac{246.00}{100}$				
Multiple Dependent Claims X =				
Large Entity Small Entity				
Fee Fee Fee				
Code (\$) Code (\$) Fee Description	Fee Paid			
103 22 203 11 Claims in excess of twenty 102 82 202 41 Independent claims in excess of 3	66.00 246.00			
102 82 202 41 Independent claims in excess of 3 104 270 204 135 Multiple dependent claim	240.00			
109 82 209 41 Reissue independent claims over original patent				
110 22 210 11 Reissue claims in excess of 20 and over original pater	nt			
SUBTOTAL (2) \$	312.00			
FEE CALCULATION (continued)				

3.	ADDITIO	ONAL F	EES		
Large	Entity	<u>Small</u>	Entity		
Fee	Fee	Fee	Fee		
Code	(\$)	Code	(\$)	Fee Description	Fee Paid
105	130	205	65	Surcharge - late filing fee or oath	
127	50	227	25	Surcharge - late provisional filing fee	
				or cover sheet	
139	130	139	130	Non-English specification	
147	2,520	147	2,520	For filing a request for reexamination	
112	920*	112	920*	Requesting publication of SIR prior to	
113	1,840*	113	1,840*	Examiner action Requesting publication of SIR after	
				Examiner action	
115	110	215	55	Extension for response within first month	
116	400	216	200	Extension for response within second month	
117	950	217	475 755	Extension for response within third month	
118 128	1,510 2,060	218 228	755 1,030	Extension for response within fourth month Extension for response within fifth month	
119	310	219	1,030	Notice of Appeal	
120	310	219	155	Filing a brief in support of an appeal	
121	270	221	135	Request for oral hearing	
138	1,510	138	1,510	Petition to institute a public use proceeding	
140	110	240	55	Petition to revive unavoidably abandoned application	
141	1,320	241	660	Petition to revive unintentionally abandoned application	-
142	1,320	242	660	Utility issue fee (or reissue)	
143	450	243	225	Design issue fee	
144	670	244	335	Plant issue fee	
122	130	122	130	Petitions to the Commissioner	
123	50	123	50	Petitions related to provisional applications	
126	240	126	240	Submission of Information Disclosure Stmt	
581	40	581	40	Recording each patent assignment per	
146	790	246	395	property (times number of properties) For filing a submission after final rejection	
				(see 37 CFR 1.129(a))	
149	790	249	395	For each additional invention to be examined (see 37 CFR 1.129(a))	
Other	fee (s	pecify) _			
Other	fee (s	pecify) _			
				SUBTOTAL (3)\$_	0
ĺ				(-)+_	·
*Reduc	ed by Basi	c Filing Fee	Paid		
SUB	MITTED	BY:			
Туре	d or Pri	inted Na	me: Tho	mas A. Hassing	
Sign	ature _	Skon	os a	. Hassing Date March 31, 1998	
Reg.	Numbe	er <u>36,</u>	159		
				(complete if	applicable)

042390.P4918 PATENT

UNITED STATES PATENT APPLICATION

for

SYSTEM AND METHOD FOR PERFORMING AN INSERT-EXTRACT INSTRUCTION

Applicants:

Mohammad Abdallah Srinivas Chennupaty Bob Dreyer Mike Juliar Kathy Kong Larry Mennemeir Ticky Thakkar

prepared by:

BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN 12400 Wilshire Boulevard Los Angeles, CA 90026-1026 (408) 720-8598

EXPRESS MAIL CERTIFICATE OF MAILING

"Express Mail" mailing label number EM 501831839 US
Date of Deposit March 31, 1998
I hereby certify that this paper or fee is being deposited with the United States Postal Service
"Express Mail Post Office to Addressee" service under 37 CFR 1.10 on the date indicated above
and is addressed to the Commissioner of Patents and Trademarks, Washington, D.C. 20231.
hisa Fluhe
(Typed or printed name of person mailing paper or fee)
Disa Tluke
(Signature of person mailing paper or fee)

SYSTEM AND METHOD FOR PERFORMING AN INSERT-EXTRACT INSTRUCTION

FIELD OF THE INVENTION

The present invention relates in general to the field of computer systems, and in particular, to an apparatus and method for performing multi-dimensional computations based on an insert-extract operation.

BACKGROUND OF THE INVENTION

10

5

To improve the efficiency of multimedia applications, as well as other applications with similar characteristics, a Single Instruction, Multiple Data (SIMD) architecture has been implemented in computer systems to enable one instruction to operate on several operands simultaneously, rather than on a single operand. In particular, SIMD architectures take advantage of packing many data elements within one register or memory location. With parallel hardware execution, multiple operations can be performed with one instruction, resulting in significant performance improvement.

15

Although many applications currently in use can take advantage of such vertical operations, there are a number of important applications which would require the rearrangement of the data elements before vertical operations can be implemented so as to provide realization of the application. Examples of such important applications include the dot product and matrix multiplication operations, which are commonly used in 3-D graphics and signal processing applications.

25

20

Therefore, there is a need for providing an apparatus and method for efficiently performing vertical SIMD computations.

SUMMARY OF THE INVENTION

The present invention provides an apparatus and method for performing an insert-extract operation on packed data using computer-implemented steps is described. In one embodiment, a first data operand having a data element is accessed. A second packed data operand having at least two data elements is then accessed. The data element in the first data operand is inserted into any destination field of a destination register, or alternatively, a data element is extracted from any field of the source register.

10

15

20

BRIEF DESCRIPTION OF THE DRAWINGS

The present invention is illustrated by way of example and may be better understood by referring to the following description in conjunction with the accompanying drawings, in which like references indicate similar elements and in which:

- FIG. 1 illustrates an exemplary computer system in accordance with one embodiment of the invention;
- FIG. 2 illustrates the operation of the move instruction in accordance with one embodiment of the invention;
- FIG. 3 illustrates the operation of the shuffle instruction in accordance with one embodiment of the invention;
- FIG. 4 illustrates the operation of the inter-add instruction in accordance with one embodiment of the invention;
- FIG. 5a and 5b illustrate the operation of the insert-extract instruction in accordance with one embodiment of the invention;
- FIG. 6 illustrates the operation of the insert-extract instruction in accordance with one embodiment of the invention;
- FIG. 7 is a general block diagram illustrating the usage of a digital filter which utilizes insert-extract operations, for filtering a TV broadcast signal in accordance with one embodiment of the invention;
- FIG. 8 is a general block diagram illustrating the use of insert-extract operations, in rendering graphical objects in animation.

10

15

20

25

DETAILED DESCRIPTION OF A PREFERRED EMBODIMENT OF THE PRESENT INVENTION

In the following description, numerous specific details are set forth to provide a thorough understanding of the invention. However, it will be understood by one of ordinary skill in the art that the invention may be practiced without these specific details. In other instances, well-known circuits, structures and techniques have not been shown in detail in order not to obscure the invention.

According to one aspect of the invention, a method and apparatus are described for moving data elements into and out of a packed data operand (an insert-extract operation). The PINSRW and PEXTRW insert-extract instructions allow a user to insert or extract a word into or from any of the four 16-bit fields in a mm register or memory, which is 64 bits wide architecturally. The four fields consist of bits 63:48, 47:32, 31:16 and 15:0. Because there are four fields to select from, the first two bits of an immediate field imm are used to designate which position to either insert the 16-bit word into a register or memory, or extract from the 64 bit word into the lower 16-bit word of a register or memory.

The term "registers" is used herein to refer to the on-board processor storage locations that are used as part of macro-instructions to identify operands. In other words, the registers referred to herein are those that are visible from the outside of the processor (from a programmers perspective). However, the registers described herein can be implemented by circuitry within a processor using any number of different techniques, such as dedicated physical registers, dynamically allocated physical registers using register renaming, combinations of dedicated and dynamically allocated physical registers, etc.

10

15

20

25

COMPUTER SYSTEM

FIG. 1 illustrates one embodiment of a computer system 100 which implements the principles of the present invention. Computer system 100 comprises a processor 105, a storage device 110, and a bus 115. The processor 105 is coupled to the storage device 110 by the bus 115. In addition, a number of user input/output devices, such as a keyboard 120 and a display 125, are also coupled to the bus 115. The processor 105 represents a central processing unit of any type of architecture, such as CISC, RISC, VLIW, or hybrid architecture. In addition, the processor 105 could be implemented on one or more chips. The storage device 110 represents one or more mechanisms for storing data. For example, the storage device 110 may include read only memory (ROM), random access memory (RAM), magnetic disk storage mediums, optical storage mediums, flash memory devices, and/or other machine-readable mediums. The bus 115 represents one or more buses (e.g., AGP, PCI, ISA, X-Bus, VESA, etc.) and bridges (also termed as bus controllers). While this embodiment is described in relation to a single processor computer system, the invention could be implemented in a multi-processor computer system. In addition, while this embodiment is described in relation to a 64-bit computer system, the invention is not limited to a 64-bit computer system.

In addition to other devices, one or more of a network 130, a TV broadcast signal receiver 131, a fax/modem 132, a digitizing unit 133, a sound unit 134, and a graphics unit 135 may optionally be coupled to bus 115. The network 130 and fax modem 132 represent one or more network connections for transmitting data over a machine readable media (e.g., carrier waves). The digitizing unit 133 represents one or more devices for digitizing images (i.e., a

10

15

20

25

scanner, camera, etc.). The sound unit 134 represents one or more devices for inputting and/or outputting sound (e.g., microphones, speakers, magnetic storage devices, optical storage devices, etc.). The graphics unit 135 represents one or more devices for generating 3-D images (e.g., graphics card).

FIG. 1 also illustrates that the storage device 110 has stored therein data 135 and software 136. Data 135 represents data stored in one or more of the formats described herein. Software 136 represents the necessary code for performing any and/or all of the techniques described with reference to FIG. 3-6. It will be recognized by one of ordinary skill in the art that the storage device 110 preferably contains additional software (not shown), which is not necessary to understanding the invention.

FIG. 1 additionally illustrates that the processor 105 includes decode unit 140, a set of registers 141, and execution unit 142, and an internal bus 143 for executing instructions. It will be recognized by one of ordinary skill in the art that the processor 105 contains additional circuitry, which is not necessary to understanding the invention. The decode unit 140, registers 141 and execution unit 142 are coupled together by internal bus 143. The decode unit 140 is used for decoding instructions received by processor 105 into control signals and/or microcode entry points. In response to these control signals and/or microcode entry points, the execution unit 142 performs the appropriate operations. The decode unit 140 may be implemented using any number of different mechanisms (e.g., a look-up table, a hardware implementation, a PLA, etc.). While the decoding of the various instructions is represented herein by a series of if/then statements, it is understood that the execution of an instruction does not require a serial processing of these if/then statements. Rather, any mechanism for logically performing this

10

15

20

25

if/then processing is considered to be within the scope of the implementation of the invention.

The decode unit 140 is shown including packed data instruction set 145 for performing operations on packed data. In one embodiment, the packed data instruction set 145 includes the following instructions: a move instruction(s) 150, a shuffle instruction(s) 155, an add instruction(s) (such as ADDPS) 160, and a multiply instruction(s) 165. The MOVAPS, SHUFPS and ADDPS instructions are applicable to packed floating point data, in which the results of an operation between two sets of numbers having a predetermined number of bits, are stored in a register having the same predetermined number of bits, i.e., the size or configuration of the operand is the same as that of the result register. The operation of each of these instructions is further described herein. While one embodiment is described in which the packed data instructions operate on floating point data, alternative embodiments could alternatively or additionally have similar instructions that operate on integer data.

In addition to the packed data instructions, processor 105 can include new instructions and/or instructions similar to or the same as those found in existing general purpose processors. For example, in one embodiment the processor 105 supports an instruction set which is compatible with the Intel[®] Architecture instruction set used by existing processors, such as the Pentium[®] II processor. Alternative embodiments of the invention may contain more or less, as well as different, packed data instructions and still utilize the teachings of the invention.

The registers 141 represent a storage are on processor 105 for storing information, including control/status information, integer data, floating point data, and packed data. It will be understood by one of ordinary skill in

10

15

20

25

the art that one aspect of the invention is the described instruction set for operating on packed data. According to this aspect of the invention, the storage area used for storing the packed data is not critical. The term data processing system is used herein to refer to any machine for processing data, including the computer systems(s) described with reference to FIG. 1.

While one embodiment of the invention is described in which the processor 105, executing the packed data instructions operates on 128-bit packed data operands containing four 32-bit single precision floating point values, can operate on packed data in several different packed data formats. For example, in one embodiment, packed data can be operated on in one of three formats: a "packed byte" format (e.g., PADDb), a "packed word" format (e.g., PADDw), or a "packed double word" (dword) format (e.g., PADDd). The packed byte format includes eight separate 8-bit data elements; the packed word format includes four separate 16-bit data elements; the packed dword format includes two separate 32-bit data elements 16-bit data elements. While certain instructions are discussed below with reference to one or two packed data formats, the instructions may be similarly applied the other packed data formats of the invention.

The shuffle instruction of the present invention is part of a family of many different instructions which operate with SIMD architecture. For example, FIG. 2 illustrates the operation of the move instruction 150 according to one embodiment of the invention. In this example, the move instruction 150 (MOVAPS) moves bits of data from one register to another register or from one memory location to another. In one embodiment, 64-bits representing four packed words from one memory location to another or from one register to another.

10

15

20

25

FIG. 3 illustrates the operation of the shuffle instruction 155 according to one embodiment of the invention. In one embodiment, the shuffle instruction 155 (SHUFPS) is able to shuffle any one of a plurality (e.g., four) single floating point (FP) numbers from a first operand 310 to the lower two destination fields of a destination register 330; the upper two destination fields are generated from a shuffle of any one of a plurality (e.g., four) single FP numbers from a second operand 320.

FIG. 4 illustrates the operation of the packed vertical add instruction 160 according to one embodiment of the invention. In one embodiment, the packed vertical operation is the add instruction (ADDPS) 160, which operates on the data elements of a first to operand 410 and a second operand 420. In particular, the data elements of a first operand 410 are added to the respective packed data elements of a second operand 420, and are used to generate a result 430. For example, data element 0 of the first operand 410 is added to data element 0 of the second operand 420 and the result is stored as data element 0 of the result 430. The packed multiply instruction acts in a similar manner to the packed add instruction, except multiply operations are performed.

INSERT-EXTRACT OPERATIONS

FIG. 5a illustrates a technique for performing a PINSRW operation on two numbers according to one embodiment of the invention. In this application, data is represented by ovals, while instructions are represented by rectangles. Beginning from a start state, the process S500 proceeds to process step S510, where a number A is stored as a data element in a data item 515. For present discussion purposes, the data element is 16-bits wide.

10

15

The process S500 then proceeds to process step S520, where numbers B0, B1, B2 and B3 are stored as data elements in a packed data item 525. For present discussion purposes, each data element is 16-bits wide, and the operand to be inserted into is contained in register X, in the following order:

| B3 | B2 | B1 | B0 |

A 2-bit immediate value is used as a specifier field to indicate how data elements should be inserted. The two bits of the specifier field indicate which of the four data elements in the data operand are inserted into. For the purpose of explanation along with the example shown in FIG. 5a, an immediate value of 11 is used.

It will be recognized by one of ordinary skill in the art that the size of the insert specifier field may vary depending on the number of fields in the destination register. For example, with only a two field destination register, a one bit specifier field is sufficient to indicate how the data should be inserted.

The process S500 then advances to process step S530, where a PINSRW instruction is performed on the contents of the memory element (data item 515) and register X (data item 525) and immediate value 11, so as to replace data item B3 with A. The resulting data item 535 stored in register X is as follows:

20 | A | B2 | B1 | B0 |

Accordingly, a PINSRW operation is performed. Although FIG. 5a illustrates an example of the PINSRW operation with data operands having four data elements, the principles of the invention may also be implemented in data operands having at least two elements.

FIG. 5b illustrates a technique for performing a PEXTRW operation on two numbers according to one embodiment of the invention. Data is once again represented by ovals, while instructions are represented by rectangles.

25

10

15

20

25

Beginning from a start state, the process S540 proceeds to process step S550, where numbers B0, B1, B2 and B3 are stored as data elements in a packed data item 555. For present discussion purposes, each data element is 16-bits wide, and the operand to be inserted into is contained in register X, in the following order:

| B3 | B2 | B1 | B0 |

A 2-bit immediate value is used as a specifier field to indicate how data elements should be extracted. The two bits of the specifier field indicate which of the four data elements in the data operand are extracted from. For the purpose of explanation along with the example shown in FIG. 5b, an immediate value of 10 is used.

It will be recognized by one of ordinary skill in the art that the size of the extract specifier field may vary depending on the number of data elements in the source data operand. For example, with only a two element source register, a one bit specifier field is sufficient to indicate how the data should be extracted.

The process S500 then advances to process step S560, where a PEXTRW instruction is performed on the contents of register X (data item 555) and immediate value 10, so as to extract data item B2. The resulting data item 565 contains the value of B2.

Accordingly, a PEXTRW operation is performed. Although FIG. 5b illustrates an example of the PEXTRW operation with data operands having four data elements, the principles of the invention may also be implemented in data operands having at least two elements.

FIG. 6 illustrates a schematic for performing an insert operation on two numbers according to one embodiment of the invention. The device 611 takes the contents of a first source data operand 615 and a second source

10

15

20

25

packed data operand 613. A five to one data multiplexer 617 inserts any one of data elements {A} or {B3,B2,B1,B0} from either data operands 613, 615 into the first field of destination data item 625. A two to one data multiplexer 619 inserts either of data elements {A} or {B1} from either data operands 613, 615 into the second field of destination data item 625. A two to one data multiplexer 621 inserts either of data elements {A} or {B2} from either data operands 613, 615 into the third field of destination data item 625. A two to one data multiplexer 623 inserts either of data elements {A} or {B3} from either data operands 613, 615 into the fourth field of destination data item 625.

Accordingly, an insert operation is performed. Although FIG. 6 illustrates an example of the insert-extract operation with data operands having four data elements, the principles of the invention may also be implemented in data operands having at least two elements.

The insert-extract instruction of the present invention may be used as part of many different applications. For example, FIG. 7 is a general block diagram illustrating the use of a digital filter which utilizes an insert-extract operation for filtering a TV broadcast signal according to one embodiment of the invention. FIG. 7 shows TV broadcast signals 703 representing a television broadcast being received by a receiving unit 706 of a computer system 700. The receiving unit 706 receives the TV broadcast signals 703 and transforms them into digital data 709. A digital filter unit 715 performs a digital filter (e.g., FIR, IIR, etc.) on the digital data 709 using a set of coefficients 712. As a result, the digital filter unit 715 generates filtered data 718 (also termed as "filtered data items") representing the filtered analog TV broadcast signals. In performing the filtering operation, insert-extract operations is implemented. The filtered data 718 is received by a video decoder 721 for conversion into and audio & video data 724. The techniques performed by

10

15

20

25

video decoder **721** are well known (see Jack, Smith, Keith, "NTSC/PAL Digital Decoder", <u>Video Demystified</u>, High Text Publications, Inc., **1993**) The audio and video data can be used for any purpose (e.g., display on a screen).

In one embodiment, the computer system 100 shown in FIG. 1 is used to implement the computer system 700 in FIG. 7. In this embodiment, the TV broadcast signal receiver 131 acts as the receiving unit 706 and may include a TV tuner, an analog to digital converter, and a DMA channel. The TV broadcast signals 703 are received by the TV tuner, converted into digital data by the analog to digital converter, and then sorted in the storage device 110 by the DMA channel. It will be recognized by one of ordinary skill in the art that the digital data sorted by the TV broadcast signal receiver 131 may be stored in any number of formats. For example, the TV broadcast signal receiver 131 may store the data in the main memory in one or more of the formats described herein - storing two representations of each of the components of the data such that it may be read in as packed data item in the described formats. This data may then be accessed as packed data and copied into registers on the processor 105. Since the data is stored in the disclosed formats, the processor 105 can easily and efficiently perform the insert-extract operation as described with reference to FIG. 5 and FIG. 6. It will be recognized by one of ordinary skill in the art that the receiving unit 706 may encompass additional hardware, software, and/or firmware in the TV broadcast signal receiver 131 or software executing on the processor 105. For example, additional software may be sorted in the storage device 110 for further processing the data prior to the digital filter being performed.

In this embodiment, the digital filter unit 718 is implemented using the processor 105 and the software 136 to perform the a digital filter. In this embodiment, the processor 105, executing the software 136, performs the

10

15

20

25

digital filter using insert-extract operations, and stores the filtered data 718 in storage device 110. In this manner, the digital filter is performed by the host processor of the computer system, rather than the TV broadcast signal receiver 131. As a result, the complexity of the TV broadcast signal receiver 131 is reduced. In this embodiment, the video decoder 721 may be implemented in any number of different combinations of hardware, software, and/or firmware. The audio and video data 724 can then be sorted, and/or displayed on the display 125 and the sound unit 134, respectively.

FIG. 8 is a general block diagram illustrating the use of an insert-extract operation for rendering graphical objects in animation according to one embodiment of the invention. FIG. 8 shows a computer system 800 containing digital data 755 representing 3-dimensional (3D) graphics. The digital data 810 may be stored on a CD ROM or other type of storage device for later use. At sometime, the conversion unit 760 performs alteration of data using 3D geometry which includes the use of an insert-extract operation to manipulate (e.g., scale, rotate, etc.) a 3D object in providing animation. The resulting graphical object 830 is then displayed on a screen display 840. The resulting graphical object may also be transmitted to a recording device (e.g., magnetic storage, such as tape).

In one embodiment, the computer system 100 shown in FIG. 1 is used to perform the 30 graphics operation 800 from FIG. 8. In this embodiment, the digital data 810 from FIG. 8 is any data stored in the storage device 110 representing 3D graphics. In one embodiment, the conversion unit 820 from FIG. 8 is implemented using the processor 105 and the software 136 to alter data using 3D geometry. An example of such alteration of data includes the performance of a 3D transformation. In this embodiment, the processor 105, executing the software 136, performs the transformation and stores the

10

15

transformed data 830 in the storage device 110 and/or provide, the transformed data to the graphics unit 135. In this manner, the 3D manipulation performed by the host processor of the computer system is provided at an increased speed. The present invention thus facilitates the performance of an insert-extract operation through the use of available instruction sequences.

While several examples uses of insert-extract operations have been described, it will be understood by one of ordinary skill in the art that the invention is not limited to these uses. In addition, while the invention has been described in terms of several embodiments, those skilled in the art will recognize that the invention is not limited to the embodiments described. The method and apparatus of the invention can be practiced with modification and alteration within the spirit and scope of the appended claims. The description is thus to be regarded as illustrative instead of limiting on the invention.

2.

3.

elements.

1

2

3

1

CLAIMS

What is claimed is:

1	1. A computer system comprising:
2	a hardware unit to transmit data representing graphics to another
3	computer or a display;
4	a processor coupled to the hardware unit; and
5	a storage device coupled to the processor and having stored therein a
6	routine, which when executing by the processor, causes the processor to
7	generate the data, the routine at least causing the processor to at least,
8	access a first data operand having a data element;
9	access a second packed data operand having at least two data
10	elements;
11	insert the data element in the first data operand into a
12	destination field of a destination register.

comprises a packing device for packing floating point data into the data

The computer system of claim 1 wherein the storage device further

The computer system of claim 1 wherein the storage device further

- 2 comprises a packing device for packing integer data into the data elements.
- 1 4. A computer system comprising:
- a hardware unit to transmit data representing graphics to another
 computer or a display;

042390.P4918

4	a processor coupled to the hardware unit; and
5	a storage device coupled to the processor and having stored therein a
6	routine, which when executing by the processor, causes the processor to
7	generate the data, the routine at least causing the processor to at least,
8	access a first packed data operand having at least two data
9	elements; and
0	extract one of the data elements from the first packed data

- 1 11 operand into a field of a destination register.
- The computer system of claim 4 wherein the storage device further 1 5. causes the processor to extract one of the data elements from the first packed 2 data operand into a field of a packed destination register. 3
- 1 6. The computer system of claim 4 wherein the storage device further comprises a packing device for packing floating point data into the data 2 3 elements.
- The computer system of claim 4 wherein the storage device further 1 7. 2 comprises a packing device for packing integer data into the data elements.


- 1 8. A method comprising the computer-implemented steps of: 2 decoding a single instruction; in response to the step of decoding the single instruction, 3 accessing a first data operand having a data element; 4 5 accessing a second packed data operand having at least two data elements; 6 7 inserting the data element in the first data operand into a 8 destination field of a destination register.
- 9. The method of claim 8 further comprising the step of packing floatingpoint data into the data elements.
- 1 10. The method of claim 8 further comprising the step of packing integer
- 2 data into the data elements.
- 1 11. A method comprising the computer-implemented steps of:
- 2 decoding a single instruction;
- 3 in response to the step of decoding the single instruction,
- 4 accessing a first packed data operand having at least two data
- 5 elements; and
- 6 extracting one of the data elements from the first packed data
- 7 operand into a field of a destination register.
- 1 12. The method of claim 11 wherein the step of extracting one of the data
- 2 elements from the first packed operand comprises extracting one of the data
- 3 elements from the first packed data operand into a field of a packed
- 4 destination register.

- 1 13. The method of claim 11 further comprising the step of packing floating
- 2 point data into the data elements.
- 1 14. The method of claim 11 further comprising the step of packing integer
- 2 data into the data elements.
- 1 15. A method comprising the computer implemented steps of:
- 2 accessing data representative of a first three-dimensional image;
- altering the data using three-dimensional geometry to generate a
- 4 second three-dimensional image, the step of altering at least including,
- 5 accessing a first data operand having a data element;
- 6 accessing a second packed data operand having at least two data
- 7 elements;
- 8 inserting the data element in the first data operand into a destination
- 9 field of a destination register; and
- displaying the second three-dimensional image.
- 1 16. The method of claim 15 wherein the step of altering includes the
- 2 performance of a three-dimensional transformation.
- 1 17. The method of claim 15 wherein the step of altering includes the step
- 2 of packing floating point data into the data elements.
- 1 18. The method of claim 15 wherein the step of altering includes the step
- 2 of packing integer data into the data elements.
- 1 19. A method comprising the computer implemented steps of:

- 2 accessing data representative of a first three-dimensional image;
- altering the data using three-dimensional geometry to generate a
- 4 second three-dimensional image, the step of altering at least including,
- 5 accessing a first packed data operand having at least two data elements;
- 6 and
- 7 extracting one of the data elements from the first packed data operand
- 8 into a field of a destination register; and
- 9 displaying the second three-dimensional image.
- 1 20. The method of claim 19 wherein the step of altering further includes
- 2 the step of extracting one of the data elements from the first packed data
- 3 operand into a field of a packed destination register.
- 1 21. The method of claim 19 wherein the step of altering includes the
- 2 performance of a three-dimensional transformation.
- 1 22. The method of claim 19 wherein the step of altering includes the step
- 2 of packing floating point data into the data elements.
- 1 23. The method of claim 19 wherein the step of altering includes the step
- 2 of packing integer data into the data elements.


ABSTRACT


An apparatus and method for performing an insert-extract operation on packed data using computer-implemented steps is described. In one embodiment, a first data operand having a data element is accessed. A second packed data operand having at least two data elements is then accessed. The data element in the first data operand is inserted into any destination field of a destination register, or alternatively, a data element is extracted from any field of the source register.



BLAKELY, SOKOLOFF et al. -ATTORNEYS-DKT No.: 042390.P4924


FIG. 2







BLAKELY, SOKOLOFF et al. -ATTORNEYS-DKT No.: 042390.P4924

FIG. 4












FIG. 6

F16.7





Attorney's Docket No.: 42390.P4918 PATENT

DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATION (FOR INTEL CORPORATION PATENT APPLICATIONS)

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below, next to my name.

I believe I am the original, first, and sole inventor (if only one name is listed below) or an original, first, and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled SYSTEM AND METHOD FOR PERFORMING AN INSERT-EXTRACT INSTRUCTION

the specification of which

X X	is attached hereto.	
	was filed on	as
	United States Application Number	
	or PCT International Application Number	
	and was amended on	
	(if applicable)	

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claim(s), as amended by any amendment referred to above. I do not know and do not believe that the claimed invention was ever known or used in the United States of America before my invention thereof, or patented or described in any printed publication in any country before my invention thereof or more than one year prior to this application, that the same was not in public use or on sale in the United States of America more than one year prior to this application, and that the invention has not been patented or made the subject of an inventor's certificate issued before the date of this application in any country foreign to the United States of America on an application filed by me or my legal representatives or assigns more than twelve months (for a utility patent application) or six months (for a design patent application) prior to this application.

I acknowledge the duty to disclose all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, Section 119(a)-(d), of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

Prior Foreign Application(s)			Priori <u>Claim</u>	
(Number)	(Country)	(Day/Month/Year Filed)	Yes	No
(Number)	(Country)	(Day/Month/Year Filed)	Yes	No
(Number)	(Country)	(Day/Month/Year Filed)	Yes	No
I hereby claim the benefit States provisional applica		States Code, Section 119(e) of an	y United
(Application Number)	Filing Date			
(Application Number)	Filing Date			
States application(s) listed of this application is not d provided by the first parag acknowledge the duty to d patentability as defined in	below and, insofar as isclosed in the prior Upraph of Title 35, Unite isclose all information Title 37, Code of Feduthe filing date of the parts.	States Code, Section 120 of the subject matter of each nited States application in ed States Code, Section 11 known to me to be material Regulations, Section 1 prior application and the na	n of the the mar 2, 1 I to .56 whic	claims nner ch
(Application Number)	Filing Date	(Status patented pending,		oned)
(Application Number)	Filing Date	(Status patented pending,		oned)

I hereby appoint Farzad E. Amini, Reg. No. P42,261; Aloysius T. C. AuYeung, Reg. No. 35,432; William Thomas Babbitt, Reg. No. 39,591; Jordan Michael Becker, Reg. No. 39,602; Bradley J. Bereznak, Reg. No. 33,474; Michael A. Bernadicou, Reg. No. 35,934; Roger W. Blakely, Jr., Reg. No. 25,831; Gregory D. Caldwell, Reg. No. 39,926; Kent M. Chen, Reg. No. 39,630; Lawrence M. Cho, Reg. No. 39,942; Thomas M. Coester, Reg. No. 39,637; Roland B. Cortes, Reg. No. 39,152; Barbara Bokanov Courtney, Reg. No. P42,442; William Donald Davis, Reg. No. 38,428; Michael Anthony DeSanctis, Reg. No. 39,957; Daniel M. De Vos, Reg. No. 37,813; Tarek N. Fahmi, Reg. No. 41,402; Richard Leon Gregory, Jr., P42,607; James Y. Go, Reg. No. 40,621; Sharmini Nathan Green, Reg. No. 41,410; David R. Halvorson, Reg. No. 33,395; Thomas A. Hassing, Reg. No. 36,159; Eric Ho, Reg. No. 39,711; George W Hoover II, Reg. No. 32,992; Eric S. Hyman, Reg. No. 30,139; Dag H. Johansen, Reg. No. 36,172; Stephen L. King, Reg. No. 19,180; Michael J. Mallie, Reg. No. 36,591; Paul A. Mendonsa, Reg. No. P42,879; Darren J. Milliken, P42,004; Thinh V. Nguyen, P42,034; Kimberley G. Nobles, Reg. No. 38,255; Michael A. Proksch, Reg. No. P43,021; Ronald W. Reagin, Reg. No. 20,340; Babak Redjaian, P42,096; James H. Salter, Reg. No. 35,668; William W. Schaal, Reg. No. 39,018; James C. Scheller, Reg. No. 31,195; Anand Sethuraman, Reg. No. P43,351; Charles E. Shemwell, Reg. No. 40,171; Maria McCormack Sobrino, Reg. No. 31,639; Stanley W. Sokoloff, Reg. No. 25,128; Allan T. Sponseller, Reg. No. 38,318; Steven R. Sponseller, Reg. No. 39,384; Geoffrey T. Staniford, P43,151; Judith A. Szepesi, Reg. No. 39,393; Edwin H. Taylor, Reg. No. 25,129; George G. C. Tseng, Reg. No. 41,355; Lester J. Vincent, Reg. No. 31,460; John Patrick Ward, Reg. No. 40,216; Ben J. Yorks, Reg. No. 33,609; and Norman Zafman, Reg. No. 26,250; my attorneys; and Robert Andrew Diehl, Reg. No. 40,992; and Edwin A. Sloane, Reg. No. 34,728; my patent agents, of BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP, with offices located at 12400 Wilshire Boulevard, 7th Floor, Los Angeles, California 90025, telephone (310) 207-3800, and Joseph R. Bond, Reg. No. 36,458; Richard C. Calderwood, Reg. No. 35,468; Cynthia Thomas Faatz, Reg No. 39,973; Sean Fitzgerald, Reg. No. 32,027; David J. Kaplan, Reg. No. 41,105; Leo V. Novakoski, Reg. No. 37,198; Naomi Obinata, Reg. No. 39,320; Thomas C. Reynolds, Reg. No. 32,488; Steven P. Skabrat, Reg. No. 36,279; Howard A. Skaist, Reg. No. 36,008; Steven C. Stewart, Reg. No. 33,555; Raymond J. Werner, Reg. No. 34,752; and Charles K. Young, Reg. No. 39,435; my patent attorneys, of INTEL CORPORATION; and James R. Thein, Reg. No. 31,710, my patent attorney; with full power of substitution and revocation, to prosecute this application and to transact all business in the Patent and Trademark Office connected herewith.

Send correspondence to <u>Thomas A. Hassing</u>, BLAKELY, SOKOLOFF, TAYLOR & (Name of Attorney or Agent)

ZAFMAN LLP, 12400 Wilshire Boulevard, 7th Floor, Los Angeles, California 90025 and direct telephone calls to <u>Thomas A. Hassing</u>, (408) 720-8598.

(Name of Attorney or Agent)

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full Name of Sole/First Inventor <u>Mohammad Abdalla</u>	ah
Inventor's Signature	Date
Residence Cit (City, State)	tizenship(Country)
Post Office Address	
Full Name of Second/Joint Inventor <u>Srinivas Chenn</u>	upaty
Inventor's Signature	Date
Residence City, State)	tizenship(Country)
Post Office Address	
Full Name of Third/Joint Inventor <u>Bob Dreyer</u>	
Inventor's Signature	Date
Residence Ci (City, State)	tizenship(Country)
Post Office Address	
Full Name of Fourth/Joint Inventor <u>Mike Juliar</u>	
Inventor's Signature	Date
Residence Ci (City, State)	tizenship(Country)
Post Office Address	······································

	Full Name of Fifth/Joint Inventor <u>Kathy</u>	Kong
Full Name of Sixth/Joint Inventor	Inventor's Signature	Date
Full Name of Sixth/Joint Inventor	Residence(City, State)	Citizenship(Country)
Inventor's Signature Date		
Full Name of Seventh/Joint Inventor Ticky Thakkar Inventor's Signature Date Residence Citizenship (Country)	Full Name of Sixth/Joint InventorLarı	y Mennemeir
Post Office Address	Inventor's Signature	Date
Post Office Address	Residence(City_State)	Citizenship
Residence Citizenship (City, State) (Country)		
Residence Citizenship (City, State) (Country)	Full Name of Seventh/Joint Inventor	cky Thakkar
(City, State) (Country)	Inventor's Signature	Date
Post Office Address		
	Post Office Address	

Title 37, Code of Federal Regulations, Section 1.56 Duty to Disclose Information Material to Patentability

- (a) A patent by its very nature is affected with a public interest. The public interest is best served, and the most effective patent examination occurs when, at the time an application is being examined, the Office is aware of and evaluates the teachings of all information material to patentability. Each individual associated with the filing and prosecution of a patent application has a duty of candor and good faith in dealing with the Office, which includes a duty to disclose to the Office all information known to that individual to be material to patentability as defined in this section. The duty to disclosure information exists with respect to each pending claim until the claim is cancelled or withdrawn from consideration, or the application becomes abandoned. Information material to the patentability of a claim that is cancelled or withdrawn from consideration need not be submitted if the information is not material to the patentability of any claim remaining under consideration in the application. There is no duty to submit information which is not material to the patentability of any existing claim. The duty to disclosure all information known to be material to patentability is deemed to be satisfied if all information known to be material to patentability of any claim issued in a patent was cited by the Office or submitted to the Office in the manner prescribed by §§1.97(b)-(d) and 1.98. However, no patent will be granted on an application in connection with which fraud on the Office was practiced or attempted or the duty of disclosure was violated through bad faith or intentional misconduct. The Office encourages applicants to carefully examine:
 - (1) Prior art cited in search reports of a foreign patent office in a counterpart application, and
- (2) The closest information over which individuals associated with the filing or prosecution of a patent application believe any pending claim patentably defines, to make sure that any material information contained therein is disclosed to the Office.
- (b) Under this section, information is material to patentability when it is not cumulative to information already of record or being made or record in the application, and
- (1) It establishes, by itself or in combination with other information, a prima facie case of unpatentability of a claim; or
 - (2) It refutes, or is inconsistent with, a position the applicant takes in:
 - (i) Opposing an argument of unpatentability relied on by the Office, or
 - (ii) Asserting an argument of patentability.

A prima facie case of unpatentability is established when the information compels a conclusion that a claim is unpatentable under the preponderance of evidence, burden-of-proof standard, giving each term in the claim its broadest reasonable construction consistent with the specification, and before any consideration is given to evidence which may be submitted in an attempt to establish a contrary conclusion of patentability.

- (c) Individuals associated with the filing or prosecution of a patent application within the meaning of this section are:
 - (1) Each inventor named in the application;
 - (2) Each attorney or agent who prepares or prosecutes the application; and
- (3) Every other person who is substantively involved in the preparation or prosecution of the application and who is associated with the inventor, with the assignee or with anyone to whom there is an obligation to assign the application.
- (d) Individuals other than the attorney, agent or inventor may comply with this section by disclosing information to the attorney, agent, or inventor.